IDR - IIT Kharagpur

Request a copy of the document

Request a copy of the document

Users of this system, can login to view this document.

Login

Enter the following information to request a copy of the document from the responsible person.

VLSI Architectures for High Throughput Turbo Decoder and Reduced Complexity Turbo Equalizer

  1. This email address is used for sending the document.
  2. Files

Search DSpace


Advanced Search

Browse

My Account