Please use this identifier to cite or link to this item:
http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/7736
Title: | Theory and Application of Additive Cellular Automata for Easily Testable VLSI Circuit Design |
Authors: | Mishra, Susanta |
Keywords: | Test Controller Test Scheduling State Assignment Synthesis for Testability Built-In Self Test Pseudo Random Testing Aliasing Errors Signature Analyzer's Additive Cellular Automata Design for Testability |
Issue Date: | 1-Jan-1992 |
Publisher: | IIT, Kharagpur |
Gov't Doc #: | NB11625 |
URI: | http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/7736 |
Appears in Collections: | Theory and Application of Additive Cellular Automata for Easily Testable VLSI Circuit Design |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
NB11625_Abstract.pdf | 148.44 kB | Adobe PDF | ![]() View/Open | |
NB11625_Thesis.pdf Restricted Access | 10.15 MB | Adobe PDF | View/Open Request a copy |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.