Please use this identifier to cite or link to this item: http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/7712
Full metadata record
DC FieldValueLanguage
dc.contributor.authorMitra, Biswadip
dc.date.accessioned2017-07-10T09:28:08Z
dc.date.available2017-07-10T09:28:08Z
dc.date.issued1992-01-01
dc.identifier.govdocNB11773 ; NB11636
dc.identifier.urihttp://www.idr.iitkgp.ac.in/xmlui/handle/123456789/7712
dc.language.isoenen
dc.publisherIIT, Kharagpuren
dc.subjectVLSI Designsen
dc.subjectTechnology Mappingen
dc.subjectState Assignmenten
dc.subjectSynthesis for Testabilityen
dc.subjectSynthesisen
dc.titleSynthesis of Testable VLSI Designs from High Level Specificationsen
dc.typeThesisen
Appears in Collections:Synthesis of Testable VLSI Designs from High Level Specifications

Files in This Item:
File Description SizeFormat 
NB11773_Abstract.pdf134.57 kBAdobe PDFThumbnail
View/Open
NB11773_Thesis.pdf
  Restricted Access
15.34 MBAdobe PDFView/Open Request a copy


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.