Please use this identifier to cite or link to this item:
http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/5542
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Hazra, Aritra | - |
dc.date.accessioned | 2015-11-17T05:44:04Z | - |
dc.date.available | 2015-11-17T05:44:04Z | - |
dc.date.issued | 2015-03 | - |
dc.identifier.govdoc | NB15171 | - |
dc.identifier.uri | http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/5542 | - |
dc.language.iso | en | en |
dc.publisher | IIT, Kharagpur | en |
dc.subject | VLSI | en |
dc.subject | Reliability | en |
dc.subject | VLSI / Integrated Cir- cuits | en |
dc.subject | Power Management | en |
dc.subject | Formal Verification | en |
dc.title | Formal Methods for Architectural Power Intent Verification and Functional Reliability Analysis | en |
dc.type | Thesis | en |
Appears in Collections: | Formal Methods for Architectural Power Intent Verification and Functional Reliability Analysis |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
NB15171_Abstract.pdf | 33.38 kB | Adobe PDF | ![]() View/Open | |
NB15171_Thesis.pdf Restricted Access | 1.99 MB | Adobe PDF | View/Open Request a copy |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.