Please use this identifier to cite or link to this item: http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/5542
Full metadata record
DC FieldValueLanguage
dc.contributor.authorHazra, Aritra-
dc.date.accessioned2015-11-17T05:44:04Z-
dc.date.available2015-11-17T05:44:04Z-
dc.date.issued2015-03-
dc.identifier.govdocNB15171-
dc.identifier.urihttp://www.idr.iitkgp.ac.in/xmlui/handle/123456789/5542-
dc.language.isoenen
dc.publisherIIT, Kharagpuren
dc.subjectVLSIen
dc.subjectReliabilityen
dc.subjectVLSI / Integrated Cir- cuitsen
dc.subjectPower Managementen
dc.subjectFormal Verificationen
dc.titleFormal Methods for Architectural Power Intent Verification and Functional Reliability Analysisen
dc.typeThesisen
Appears in Collections:Formal Methods for Architectural Power Intent Verification and Functional Reliability Analysis

Files in This Item:
File Description SizeFormat 
NB15171_Abstract.pdf33.38 kBAdobe PDFThumbnail
View/Open
NB15171_Thesis.pdf
  Restricted Access
1.99 MBAdobe PDFView/Open Request a copy


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.