IDR - IIT Kharagpur

Scalable Synthesis of Logic Functions Using Memristor Crossbar Array

Show simple item record

dc.contributor.author Lalchhandama, F.
dc.date.accessioned 2023-03-15T06:59:03Z
dc.date.available 2023-03-15T06:59:03Z
dc.date.issued 2022-10
dc.identifier.govdoc NB17575
dc.identifier.uri http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/12573
dc.language.iso en en_US
dc.publisher IIT Kharagpur en_US
dc.subject Memristor en_US
dc.subject In-Memory Computing en_US
dc.subject Sneak Path en_US
dc.subject Complementary Memristor en_US
dc.subject Complementary Resistive Switches en_US
dc.title Scalable Synthesis of Logic Functions Using Memristor Crossbar Array en_US
dc.type Thesis en_US


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search DSpace


Advanced Search

Browse

My Account