IDR - IIT Kharagpur

Reliable and Fault Tolerant Network-On-Chip Design

Reliable and Fault Tolerant Network-On-Chip Design

 

Author: Navonil Chatterjee
Supervisor: Prof. Santanu Chattopadhyay
Department of Electronics and Electrical Communication Engineering
Indian Institute of Technology Kharagpur, India
July, 2018

Recent Submissions