

# Contents

---

---

<b>Abstract</b>	iii
<b>Abbreviations</b>	ix
<b>List of Symbols</b>	xi
<b>List of Figures</b>	xiii
<b>List of Tables</b>	xv
<b>1 Introduction</b>	1
1.1 Motivation . . . . .	3
1.1.1 Architecture Selection . . . . .	3
1.1.2 Redundant Arithmetic . . . . .	3
1.1.3 Computation of the Direction of Rotations . . . . .	4
1.1.4 Higher Radix and Parallelization of the $x/y$ -path . . . . .	4
1.2 Contributions of the Thesis . . . . .	5
1.3 Organization of the Thesis . . . . .	6
<b>2 CORDIC: An Efficient Tool</b>	9
2.1 CORDIC Algorithm . . . . .	10
2.1.1 Generalized CORDIC algorithm . . . . .	12
2.1.2 CORDIC Algorithm for Circular Coordinate System . . . . .	13
2.1.3 Rotation Mode . . . . .	16
2.1.4 Vectoring Mode . . . . .	18

2.1.5	Radix-2 CORDIC Algorithm . . . . .	19
2.1.6	Redundant Radix-4 CORDIC Algorithm . . . . .	21
2.2	Scale Factor Computation . . . . .	22
2.3	Scale Factor Compensation . . . . .	23
2.3.1	Constant Factor Multiplication . . . . .	23
2.3.2	Extended CORDIC Iteration Method . . . . .	24
2.4	Convergence . . . . .	27
2.5	Accuracy . . . . .	29
2.5.1	Angle Approximation Error . . . . .	30
2.5.2	Rounding Error . . . . .	30
2.6	Redundant Arithmetic . . . . .	30
2.7	Mapping CORDIC Algorithm into Hardware . . . . .	32
2.8	Summary . . . . .	36
<b>3</b>	<b>Fast CORDIC Architectures</b>	<b>37</b>
3.1	Review of Fast CORDIC Architectures . . . . .	38
3.1.1	Low Latency Nonredundant Radix-2 CORDIC . . . . .	40
3.1.2	Redundant Radix-2 CORDIC . . . . .	41
3.1.3	Redundant CORDIC using SD Arithmetic . . . . .	43
3.1.4	Redundant CORDIC using CS arithmetic . . . . .	46
3.1.5	Higher Radix Redundant CORDIC . . . . .	49
3.1.6	Parallel CORDIC Algorithms . . . . .	52
3.2	Comparison . . . . .	62
3.3	Summary . . . . .	68
<b>4</b>	<b>Fast Parallel CORDIC Architecture</b>	<b>69</b>
4.1	Introduction . . . . .	70
4.2	Proposed Parallel Architecture . . . . .	71
4.2.1	$\sigma$ -prediction . . . . .	71
4.2.2	$x/y$ -path . . . . .	75
4.2.3	Scale Factor . . . . .	77
4.2.4	Redundant to Binary Converter (RBC) . . . . .	78
4.3	Evaluation . . . . .	79

---

4.3.1	Latency Comparison . . . . .	80
4.3.2	Hardware Complexity . . . . .	85
4.3.3	Implementation results . . . . .	89
4.4	Summary . . . . .	89
<b>5</b>	<b>Fast Pipelined CORDIC Architecture</b>	<b>91</b>
5.1	Introduction . . . . .	92
5.2	Proposed Pipelined Architecture . . . . .	93
5.2.1	$\sigma$ -prediction . . . . .	94
5.2.2	$x/y$ -path . . . . .	95
5.2.3	Scale factor . . . . .	97
5.3	Evaluation . . . . .	98
5.3.1	Latency comparison . . . . .	99
5.3.2	Hardware Complexity . . . . .	103
5.3.3	Synthesis results . . . . .	106
5.4	Conclusions . . . . .	107
<b>6</b>	<b>CORDIC-Like Architecture For Fast Rotation</b>	<b>109</b>
6.1	Introduction . . . . .	110
6.2	CORDIC-like Fast Rotator . . . . .	111
6.2.1	Algorithm . . . . .	111
6.2.2	Architecture . . . . .	113
6.3	Evaluation . . . . .	120
6.3.1	Latency Comparison of Parallel CORDIC-like Fast Rotator .	120
6.3.2	Latency Comparison of Pipelined CORDIC-like Fast Rotator	122
6.3.3	Hardware Complexity . . . . .	125
6.4	Summary . . . . .	128
<b>7</b>	<b>Conclusions</b>	<b>129</b>
7.1	Major Contributions . . . . .	129
7.2	Scope for Future Studies . . . . .	132
<b>Bibliography</b>		<b>143</b>

<b>A Appendix</b>	<b>145</b>
A.1 Redundant Number System . . . . .	145
A.1.1 Radix-4 SD Number System . . . . .	145
A.1.2 Minimally Redundant Hybrid Radix-4 (mRHRadix-4) Ad- dition . . . . .	146
A.1.3 Maximally Redundant Radix-4 (MRRadix-4) Addition/subtraction	148
A.2 Scale factor . . . . .	150