

References

- [1] B. Ackland, A. Anesko, D. Brinthaup, SJ Daubert, A. Kalavade, J. Knobloch, E. Micca, M. Moturi, CJ Nicol, JH O'Neill, et al. A single-chip, 1.6-billion, 16-b mac/s multiprocessor dsp. *Solid-State Circuits, IEEE Journal of*, 35(3):412–424, 2000.
- [2] Thomas L. Adam, K. Mani Chandy, and J. R. Dickson. A comparison of list schedules for parallel processing systems. *Communications of the ACM*, 17(12):685–690, December 1974.
- [3] Ishfaq Ahmad and Yu-Kwong Kwok. On exploiting task duplication in parallel program scheduling. *IEEE Trans. Parallel & Distributed Systems*, 9(9):872–892, 1998.
- [4] Ishfaq Ahmad and Yu-Kwong Kwok. Optimal and near-optimal allocation of precedence-constrained tasks to parallel processors: Defying the high complexity using effective search techniques. In *Proceedings of the 1998 International Conference on Parallel Processing, ICPP '98*, pages 424–431, Washington, DC, USA, 1998. IEEE Computer Society.
- [5] S. Ali, H.J. Siegel, and A.A. Maciejewski. The robustness of resource allocation in parallel and distributed computing systems. In *Parallel and Distributed Computing, 2004. Third International Symposium on/Algorithms, Models and Tools for Parallel Computing on Heterogeneous Networks, 2004. Third International Workshop on*, pages 2–10. IEEE, 2004.
- [6] R. Anderson, P. Beame, and W. Ruzzo. Low overhead parallel schedules for task graphs. In *SPAA '90: Proceedings of the second annual ACM symposium on Parallel algorithms and architectures*, pages 66–75. ACM Press, 1990.
- [7] A. Andrei, P. Eles, Z. Peng, M.T. Schmitz, and B.M.A. Hashimi. Energy optimization of multiprocessor systems on chip by voltage selection. *Very Large Scale Integration (VLSI) Systems, IEEE Transactions on*, 15(3):262–275, 2007.
- [8] A. Andrei, M. Schmitz, P. Eles, Z. Peng, and B.M. Al Hashimi. Simultaneous communication and processor voltage scaling for dynamic and leakage energy

- reduction in time-constrained systems. *Computer-Aided Design, International Conference on*, 0:362–369, 2004.
- [9] Todd M. Austin, Eric Larson, and Dan Ernst. SimpleScalar: An infrastructure for computer system modeling. *IEEE Computer*, 35(2):59–67, 2002.
- [10] Hakan Aydi, Pedro Mejía-Alvarez, Daniel Mossé, and Rami Melhem. Dynamic and aggressive scheduling techniques for power-aware real-time systems. In *Proc. RTSS*, page 95, 2001.
- [11] Savina Bansal, Padam Kumar, and Kuldip Singh. Dealing with heterogeneity through limited duplication for scheduling precedence constrained task graphs. *J. Parallel & Distributed Computing*, 65(6):479–491, 2005.
- [12] Sanjeev Baskiyar and Christopher Dickinson. Scheduling directed a-cyclic task graphs on a bounded set of heterogeneous processors using task duplication. *J. Parallel Distrib. Comput.*, 65:911–921, August 2005.
- [13] O. Beaumont, V. Boudet, and Y. Robert. A realistic model and an efficient heuristic for scheduling with heterogeneous processors. In *Proc. 11th Heterogeneous Computing Workshop*, 2002.
- [14] R.A. Bergamaschi and W.R. Lee. Designing systems-on-chip using cores. In *Design Automation Conference*, volume 37, pages 420–425. Citeseer, 2000.
- [15] V. Bertin, C.J. Chang, and T.W. Kuo. Discrete frequency selection of frame-based stochastic real-time tasks. In *The 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications*, pages 269–278. IEEE, 2008.
- [16] T. D. Burd and R. W. Brodersen. Energy efficient cmos microprocessor design. In *Proc. Hawaii Int. Conf. Sys. Sci.*, page 288, 1995.
- [17] K. M. Chandy and P. F. Reynolds. Scheduling partially ordered tasks with probabilistic execution times. In *Proceedings of the 5th ACM Symposium on Operating Systems Principles (SOSP)*, pages 169–177. ACM Press, 1975.
- [18] C.L. Chen, C.S.G. Lee, and E.S.H. Hou. Efficient scheduling algorithms for robot inverse dynamics computation on a multiprocessor system. *Systems, Man and Cybernetics, IEEE Transactions on*, 18(5):729–743, 1988.
- [19] H. CHEN, B. SHIRAZI, and J. MARQUIS. Performance evaluation of a novel scheduling method: Linear clustering with task duplication. In *2nd International Conference on Parallel and Distributed Systems*, pages 270–275, December 1993.
- [20] J.J. Chen, H.R. Hsu, K.H. Chuang, C.L. Yang, A.C. Pang, and T.W. Kuo. Multiprocessor energy-efficient scheduling with task migration considerations. In

- Real-Time Systems, 2004. ECRTS 2004. Proceedings. 16th Euromicro Conference on*, pages 101–108. IEEE, 2004.
- [21] Y.C. Chung and S. Ranka. Applications and performance analysis of a compile-time optimization approach for list scheduling algorithms on distributed memory multiprocessors. In *Proceedings of the 1992 ACM/IEEE conference on Supercomputing*, pages 512–521. IEEE Computer Society Press, 1992.
- [22] Charles E. Clark. The Greatest of a Finite Set of Random Variables. *Operations Research*, 9:145–162, 1961.
- [23] E.G. Coffman and R.L. Graham. Optimal scheduling for two-processor systems. *Acta Informatica*, 1(3):200–213, 1972.
- [24] J. Colin and P. Chretienne. C.p.m. scheduling with small communication delays and task duplication. *Operations Research*, 39(4), July 1991.
- [25] J. Cong and K. Gururaj. Energy efficient multiprocessor task scheduling under input-dependent variation. In *Design, Automation & Test in Europe Conference & Exhibition, 2009. DATE'09.*, pages 411–416. IEEE, 2009.
- [26] A.K. Coskun, TT Rosing, K.A. Whisnant, and K.C. Gross. Static and dynamic temperature-aware scheduling for multiprocessor socs. *Very Large Scale Integration (VLSI) Systems, IEEE Transactions on*, 16(9):1127–1140, 2008.
- [27] I. CPLEX. 11.0 user's manual. *ILOG SA, Gentilly, France*, 2008.
- [28] T. Davidovi. *Mathematical programming-based approach to scheduling of communicating tasks*. Citeseer, 2004.
- [29] M.I. Dessouky, B.J. Lageweg, J.K. Lenstra, and S.L. van de Velde. Scheduling identical jobs on uniform parallel machines. *Statistica Neerlandica*, 44(3):115–123, 1990.
- [30] S. Dutta, R. Jensen, and A. Rieckmann. Viper: A multiprocessor soc for advanced set-top box and digital tv systems. *Design & Test of Computers, IEEE*, 18(5):21–31, 2001.
- [31] Hesham El-Rewini and T. G. Lewis. Scheduling parallel program tasks onto arbitrary target machines. *J. Parallel & Distributed Computing*, 9(2):138–153, 1990.
- [32] P. Eles, A. Doboli, P. Pop, and Z. Peng. Scheduling with bus access optimization for distributed embedded systems. *Very Large Scale Integration (VLSI) Systems, IEEE Transactions on*, 8(5):472–491, 2000.

- [33] P. Eles, K. Kuchcinski, Z. Peng, A. Doboli, and P. Pop. Scheduling of conditional process graphs for the synthesis of embedded systems. In *Proceedings of the Conference on Design Automation and Test in Europe (DATE)*, pages 132–139. ACM Press, 1998.
- [34] D. England, J. Weissman, and Jayashree Sadagopan. A new metric for robustness with application to job scheduling. In *Proceedings of the High Performance Distributed Computing, 2005. HPDC-14. Proceedings. 14th IEEE International Symposium*, pages 135–143, Washington, DC, USA, 2005. IEEE Computer Society.
- [35] R. Ernst and W. Ye. Embedded program timing analysis based on path clustering and architecture classification. In *ICCAD '97: Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design*, pages 598–604. IEEE Computer Society, 1997.
- [36] A. Fanet. Noc: The arch key of ip integration methodology. In *Proc. MPSoC Symp*, 2005.
- [37] A. Feldmann, M.Y. Kao, J. Sgall, and S.H. Teng. Optimal online scheduling of parallel jobs with dependencies. In *STOC '93: Proceedings of the twenty-fifth annual ACM symposium on Theory of computing*, pages 642–651. ACM Press, 1993.
- [38] N. Fisher, J.H. Anderson, and S. Baruah. Task partitioning upon memory-constrained multiprocessors. *Proceedings of the 11th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA'05)-Volume 00*, pages 416–421, 2005.
- [39] S. Furber and J. Bainbridge. Future trends in soc interconnect. In *System-on-Chip, 2005. Proceedings. 2005 International Symposium on*, pages 183–186. IEEE, 2005.
- [40] S.B. Furber. *ARM system-on-chip architecture*. Addison-Wesley Professional, 2000.
- [41] C. Goh, E. Teoh, and K. Tan. A hybrid evolutionary approach for heterogeneous multiprocessor scheduling. *Soft Computing - A Fusion of Foundations, Methodologies and Applications*, 13:833–846, 2009. 10.1007/s00500-008-0356-2.
- [42] J. Goodacre and A.N. Sloss. Parallelism and the arm instruction set architecture. *Computer*, 38(7):42–50, 2005.
- [43] M. Goraczko, J. Liu, D. Lymberopoulos, S. Matic, B. Priyantha, and F. Zhao. Energy-optimal software partitioning in heterogeneous multiprocessor embedded systems. In *Proceedings of the 45th annual Design Automation Conference*, pages 191–196. ACM, 2008.
- [44] R.L. Graham. Bounds on multiprocessing timing anomalies. *SIAM Journal on Applied Mathematics*, 17(2):416–429, 1969.

- [45] RL Graham, EL Lawler, JK Lenstra, and A.H.G.R. Kan. Optimization and approximation in deterministic sequencing and scheduling: a survey. *Annals of Discrete Mathematics*, 1:287, 1979.
- [46] Martin Grajcar. Conditional scheduling for embedded systems using genetic list scheduling. In *Proceedings of the 13th international Symposium on System Synthesis (ISSS)*, pages 123–128. IEEE CS Press, 2000.
- [47] C. Grecu, P.P. Pande, A. Ivanov, and R. Saleh. Structured interconnect architecture: a solution for the non-scalability of bus-based socs. In *Proceedings of the 14th ACM Great Lakes symposium on VLSI*, pages 192–195. ACM, 2004.
- [48] F. Gruian and K. Kuchcinski. Uncertainty-based scheduling: energy-efficient ordering for tasks with variable execution time. In *Proceedings of the 2003 international symposium on Low power electronics and design*, pages 465–468. ACM, 2003.
- [49] Flavius Gruian. System-level design methods for low-energy architectures containing variable voltage processors. In *Proc. Int. Workshop Power-Aware Comp. Sys.*, pages 1–12, 2001.
- [50] Flavius Gruian and Krzysztof Kuchcinski. LEneS: task scheduling for low-energy systems using variable supply voltage processors. In *ASP-DAC*, pages 449–455. ACM, 2001.
- [51] A. Gupta, G. Parmentier, and D. Trystram. Scheduling precedence task graphs with disturbances. *RAIRO-Operations Research*, 37(3):145–156, 2003.
- [52] R. Gupta, D. Mosse, and R. Suchoza. Real-time scheduling using compact task graphs. In *ICDCS '96: Proceedings of the 16th International Conference on Distributed Computing Systems (ICDCS '96)*, page 55. IEEE Computer Society, 1996.
- [53] M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. MiBench: A free, commercially representative embedded benchmark suite. In *Proceedings of the IEEE 4th Annual Workshop on Workload Characterization*, December 2001.
- [54] D.S. Hochbaum and D.B. Shmoys. Using dual approximation algorithms for scheduling problems theoretical and practical results. *Journal of the ACM (JACM)*, 34(1):144–162, 1987.
- [55] E.S.H. Hou, N. Ansari, and H. Ren. A genetic algorithm for multiprocessor scheduling. *IEEE Transactions on Parallel and Distributed Systems*, pages 113–120, 1994.

- [56] T. C. Hu. Parallel sequencing and assembly line problems. *Operations Research*, 9(6):841–848, 1961.
- [57] S. Hua and G. Qu. Power minimization techniques on distributed real-time systems by global and local slack management. In *Proceedings of the 2005 Asia and South Pacific Design Automation Conference*, pages 830–835. ACM, 2005.
- [58] S. Hua, G. Qu, and S.S. Bhattacharyya. Energy-efficient embedded software implementation on multiprocessor system-on-chip with multiple voltages. *ACM Transactions on Embedded Computing Systems (TECS)*, 5(2):321–341, 2006.
- [59] P.K. Huang and S. Ghiasi. Energy-aware compilation for embedded processors with technology scaling considerations. *Journal of Low Power Electronics*, 5(4):439–453, 2009.
- [60] C.J. Hughes, J. Srinivasan, and S.V. Adve. Saving energy with architectural and frequency adaptations for multimedia applications. In *Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture*, pages 250–261. IEEE Computer Society, 2001.
- [61] Jing-Jang Hwang, Yuan-Chieh Chow, Frank D. Anger, and Chung-Yee Lee. Scheduling precedence graphs in systems with interprocessor communication times. *SIAM J. Computing*, 18(2):244–257, 1989.
- [62] T. Instruments. Omap5912 multimedia processor device overview and architecture reference guide (eb/ol). *ti.com*, 2004.
- [63] Richard Johnsonbaugh and Martin Kalin. A graph generation software package. In *Proceedings of the 22nd SIGCSE Technical Symposium on Computer Science Education (SIGCSE)*, pages 151–154. ACM Press, 1991.
- [64] J. Jonsson and K.G. Shin. A parametrized branch-and-bound strategy for scheduling precedence-constrained tasks on a multiprocessor system. In *icpp*, page 158. Published by the IEEE Computer Society, 1997.
- [65] H. Kasahara and S. Narita. Practical multiprocessor scheduling algorithms for efficient parallel processing. *IEEE Transactions on Computers*, 33(11):1023–1029, 1984.
- [66] V. Kianzad and S. Bhattacharyya. Multiprocessor clustering for embedded systems. *Euro-Par 2001 Parallel Processing*, pages 697–701, 2001.
- [67] Vida Kianzad and Shuvra S. Bhattacharyya. Efficient techniques for clustering and scheduling onto embedded multiprocessors. *IEEE Trans. Parallel Distrib. Syst.*, 17(7):667–680, 2006.

- [68] J. Kim and M.A. Horowitz. Adaptive supply serial links with sub-1-v operation and per-pin clock recovery. *Solid-State Circuits, IEEE Journal of*, 37(11):1403–1413, 2002.
- [69] SJ Kim and JC Browne. A general approach to mapping of parallel computation upon multiprocessor architectures. In *International Conference on Parallel Processing*, volume 3, page 8, 1988.
- [70] M. Kistler, M. Perrone, and F. Petrini. Cell multiprocessor communication network: Built for speed. *Micro, IEEE*, 26(3):10–23, 2006.
- [71] A. Klaiber et al. The technology behind crusoe processors. *Transmeta Corporation white paper*, 2000.
- [72] B. KRUATRACHUE and T. G. LEWIS. Duplication scheduling heuristics (dsh): A new precedence task scheduler for parallel processor systems. *Oregon State University, Corvallis, OR*, 1987.
- [73] Y.K. Kwok and I. Ahmad. Link contention-constrained scheduling and mapping of tasks and messages to a network of heterogeneous processors. *Cluster Computing*, 3(2):113–124, 2000.
- [74] Yu-Kwong Kwok and Ishfaq Ahmad. Dynamic critical-path scheduling: An effective technique for allocating task graphs to multiprocessors. *IEEE Trans. Parallel & Distributed Systems*, 7(5):506–521, 1996.
- [75] Yu-Kwong Kwok and Ishfaq Ahmad. Static scheduling algorithms for allocating directed task graphs to multiprocessors. *ACM Computing Surveys*, 31(4):406–471, 1999.
- [76] Y. Li and W. Wolf. Hierarchical scheduling and allocation of multirate systems on heterogeneous multiprocessors. In *Proceedings of the 1997 European conference on Design and Test*, page 134. IEEE Computer Society, 1997.
- [77] W. Löwe, W. Zimmermann, and J. Eisenbiegler. On linear schedules of task graphs for generalized logp-machines. *Euro-Par'97 Parallel Processing*, pages 895–904, 1997.
- [78] J. Luo and N.K. Jha. Power-efficient scheduling for heterogeneous distributed real-time embedded systems. *Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on*, 26(6):1161–1170, 2007.
- [79] Jiong Luo and Niraj K. Jha. Static and dynamic variable voltage scheduling algorithms for real-time heterogeneous distributed embedded systems. In *Proc ASP-DAC*, page 719, 2002.

- [80] P. Malani, P. Mukre, and Q. Qiu. Profile-based low power scheduling for conditional task graph: A communication aware approach. In *Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on*, pages 2116–2119. IEEE, 2007.
- [81] Steven M. Martin, Krisztian Flautner, Trevor Mudge, and David Blaauw. Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads. In *Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, ICCAD '02*, pages 721–725, New York, NY, USA, 2002. ACM.
- [82] S. Meijer, B. Kienhuis, J. Walters, and D. Snuijf. Automatic partitioning and mapping of stream-based applications onto the intel ixp network processor. In *ACM International Conference Proceeding Series*, volume 235, pages 23–30, 2007.
- [83] R. Mishra, N. Rastogi, Dakai Zhu, D. Mosse, and R. Melhem. Energy aware scheduling for distributed real-time systems. In *Parallel and Distributed Processing Symposium, 2003. Proceedings. International*, page 9 pp., april 2003.
- [84] R.R. Muntz and EG Coffman. Optimal preemptive scheduling on two-processor systems. *IEEE Transactions on Computers*, pages 1014–1020, 1969.
- [85] Heikki Orsila, Tero Kangas, Erno Salminen, Timo D. Hämäläinen, and Marko Hännikäinen. Automated memory-aware application distribution for multiprocessor system-on-chips. *J. Syst. Archit.*, 53(11):795–815, November 2007.
- [86] Papadimitriou and Yannakakis. Towards an architecture-independent analysis of parallel algorithms. *SICOMP: SIAM Journal on Computing*, 19, 1990.
- [87] C. I. Park and T. Y. Choe. An optimal scheduling algorithm based on task duplication. *IEEE Trans. Comput.*, 51(4):444–448, 2002.
- [88] A. Radulescu, A.J.C. Van Gemund, and H.X. Lin. Llb: A fast and effective scheduling algorithm for distributed-memory systems. In *Parallel and Distributed Processing, 1999. 13th International and 10th Symposium on Parallel and Distributed Processing, 1999. 1999 IPPS/SPDP. Proceedings*, pages 525–530. IEEE, 1999.
- [89] CV Ramamoorthy, KM Chandy, and M.J. Gonzalez. Optimal scheduling strategies in a multiprocessor system. *Computers, IEEE Transactions on*, 100(2):137–146, 1972.
- [90] V.J. Rayward-Smith. The complexity of preemptive scheduling given interprocessor communication delays. *Information processing letters*, 25(2):123–125, 1987.

- [91] P. Rebreyend, FE Sandnes, and GM Megson. Static multiprocessor task graph scheduling in the genetic paradigm: A comparison of genotype representations. *Research Report*, pages 98–25, 1998.
- [92] J. Reinders. *Intel threading building blocks*. O'Reilly, 2007.
- [93] David L. Rhodes and Wayne Wolf. Co-synthesis of heterogeneous multiprocessor systems using arbitrated communication. In *Proceedings of the International Conference on Computer-Aided design (ICCAD)*, pages 339–342. IEEE CS Press, 1999.
- [94] M. Ruggiero, A. Guerri, D. Bertozzi, F. Poletti, and M. Milano. Communication-aware allocation and scheduling framework for stream-oriented multiprocessor systems-on-chip. In *Proceedings of the conference on Design, automation and test in Europe: Proceedings*, pages 3–8. European Design and Automation Association, 2006.
- [95] Sartaj Sahni. Approximate algorithms for the 0/1 knapsack problem. *J. ACM*, 22(1):115–124, 1975.
- [96] Rizos Sakellariou and Henan Zhao. A hybrid heuristic for dag scheduling on heterogeneous systems. *Parallel and Distributed Processing Symposium, International*, 2:111b, 2004.
- [97] V. Sarkar. *Partition and Scheduling Parallel Programs for Multiprocessors*. The MIT Press, Cambridge, MA, 1989.
- [98] Nadathur R. Satish, Kaushik Ravindran, and Kurt Keutzer. Scheduling task dependence graphs with variable task execution times onto heterogeneous multiprocessors. In *EMSOFT '08: Proceedings of the 8th ACM international conference on Embedded software*, pages 149–158, New York, NY, USA, 2008. ACM.
- [99] E. Saule, P.F. Dutot, and G. Mounié. Scheduling with storage constraints. In *Parallel and Distributed Processing, 2008. IPDPS 2008. IEEE International Symposium on*, pages 1–8. IEEE, 2008.
- [100] M.T. Schmitz, B.M. Al-Hashimi, and P. Eles. Energy-efficient mapping and scheduling for dvs enabled distributed embedded systems. In *Design, Automation and Test in Europe Conference and Exhibition, 2002. Proceedings*, pages 514–521. IEEE, 2002.
- [101] Jaewon Seo, Taewhan Kim, and Ki-Seok Chung. Profile-based optimal intra-task voltage scheduling for hard real-time applications. In *Proc. DAC*, pages 87–92, 2004.

- [102] N. Shah and K. Keutzer. Network processors: Origin of species. In *The 17th International Symposium of Computer and Information Science*, 2002.
- [103] L. Shang, L.S. Peh, and N.K. Jha. Power-efficient interconnection networks: Dynamic voltage scaling with links. *Computer Architecture Letters*, 1(1):6–6, 2002.
- [104] Li Shang, Li-Shiuan Peh, and N.K. Jha. Dynamic voltage scaling with links for power optimization of interconnection networks. In *High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings. The Ninth International Symposium on*, pages 91 – 102, feb. 2003.
- [105] Z. Shi, E. Jeannot, and J.J. Dongarra. Robust task scheduling in non-deterministic heterogeneous computing systems. In *Cluster Computing, 2006 IEEE International Conference on*, pages 1–10. IEEE, 2006.
- [106] D. Shin and J. Kim. Power-aware communication optimization for networks-on-chips with voltage scalable links. In *Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis*, pages 170–175. ACM, 2004.
- [107] Dongkun Shin and Jihong Kim. A profile-based energy-efficient intra-task voltage scheduling algorithm for real-time applications. In *Proc. ISLPED*, pages 271–274, 2001.
- [108] Dongkun Shin and Jihong Kim. Power-aware scheduling of conditional task graphs in real-time multiprocessor systems. In *Proc. ISLPED*, pages 408–413, 2003.
- [109] Dongkun Shin, Jihong Kim, and Seongsoo Lee. Intra-task voltage scheduling for low-energy, hard real-time applications. *IEEE Des. Test Mag.*, 18(2):20–30, 2001.
- [110] KwangSik Shin, MyongJin Cha, MunSuck Jang, JinHa Jung, WanOh Yoon, and SangBang Choi. Task scheduling algorithm using minimized duplications in homogeneous systems. *J. Parallel Distrib. Comput.*, 68(8):1146–1156, 2008.
- [111] G. C. Sih and E. A. Lee. A compile-time scheduling heuristic for interconnection-constrained heterogeneous processor architectures. *IEEE Trans. Parallel & Distributed Systems*, 4(2):175–187, 1993.
- [112] O. Sinnen and L. Sousa. List scheduling: extension for contention awareness and evaluation of node priorities for heterogeneous cluster architectures* 1. *Parallel Computing*, 30(1):81–101, 2004.
- [113] O. Sinnen, A. To, and M. Kaur. Contention-aware scheduling with task duplication. *Journal of Parallel and Distributed Computing*, 2010.

- [114] Oliver Sinnen and Leonel A. Sousa. Communication contention in task scheduling. *IEEE Trans. Parallel Distrib. Syst.*, 16(6):503–515, 2005.
- [115] K. Skadron, M.R. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan. Temperature-aware microarchitecture. In *ACM SIGARCH Computer Architecture News*, volume 31, pages 2–13. ACM, 2003.
- [116] J.M. Stine, N.P. Carter, and J. Flich. Comparing adaptive routing and dynamic voltage scaling for link power reduction. *Computer Architecture Letters*, 3(1):4–4, 2004.
- [117] R. Szymanek and K. Kuchcinski. Design space exploration in system level synthesis under memory constraints. In *euromicro*, page 1029. Published by the IEEE Computer Society, 1999.
- [118] K. Vallerio. Task graphs for free (tgff v3. 0). *User's manual*, 2003.
- [119] Feng Wang, C. Nicopoulos, Xiaoxia Wu, Yuan Xie, and N. Vijaykrishnan. Variation-aware task allocation and scheduling for mp soc. In *ICCAD '07: Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design*, pages 598–603, Piscataway, NJ, USA, 2007. IEEE Press.
- [120] D. Wu, B.M. Al-Hashimi, and P. Eles. Scheduling and mapping of conditional task graph for the synthesis of low power embedded systems. In *Computers and Digital Techniques, IEE Proceedings-*, volume 150, pages 262–73. IET, 2003.
- [121] Min-You Wu and Daniel D. Gajski. Hypertool: A programming aid for message-passing systems. *IEEE Transactions on Parallel and Distributed Systems*, PDS-1(3):330–343, July 1990.
- [122] Y. Xie and W. Wolf. Allocation and scheduling of conditional task graph in hardware/software co-synthesis. In *Proceedings of the Conference on Design Automation and Test in Europe (DATE)*, pages 620–625. ACM Press, 2001.
- [123] Ruibin Xu, Daniel Mossé, and Rami Melhem. Minimizing expected energy consumption in real-time systems through dynamic voltage scaling. *ACM Trans. Comput. Syst.*, 25, December 2007.
- [124] Le Yan, Jiong Luo, and Niraj K. Jha. Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems. *IEEE Trans. on CAD of Integrated Circuits and Systems*, 24(7):1030–1041, 2005.
- [125] Jun Yang, Xiaochuan Ma, Chaohuan Hou, and Zheng Yao. A static multi-processor scheduling algorithm for arbitrary directed task graphs in uncertain

- environments. In *ICA3PP '08: Proceedings of the 8th international conference on Algorithms and Architectures for Parallel Processing*, pages 18–29, Berlin, Heidelberg, 2008. Springer-Verlag.
- [126] Tao Yang and Apostolos Gerasoulis. Dsc: Scheduling parallel tasks on an unbounded number of processors. *IEEE Transactions on Parallel and Distributed Systems*, 5:951–967, 1994.
- [127] F. Yao, A. Demers, and S. Shenker. A scheduling model for reduced cpu energy. In *Proceedings of the 36th Annual Symposium on Foundations of Computer Science (FOCS'95)*, volume 272, 1995.
- [128] H. Yu, B. Veeravalli, and Y. Ha. Leakage-aware dynamic scheduling for real-time adaptive applications on multiprocessor systems. In *Proceedings of the 47th Design Automation Conference*, pages 493–498. ACM, 2010.
- [129] Y. Zhang, X.S. Hu, and D.Z. Chen. Task scheduling and voltage selection for energy minimization. In *Proceedings of the 39th annual Design Automation Conference*, pages 183–188. ACM, 2002.
- [130] Dakai Zhu, Rami Melhem, and Bruce R. Childers. Scheduling with dynamic voltage/speed adjustment using slack reclamation in multiprocessor real-time systems. *IEEE Trans. Parallel Distrib. Syst.*, 14(7):686–700, 2003.
- [131] Dakai Zhu, Daniel Mosse, and Rami G. Melhem. Power-aware scheduling for AND/OR graphs in real-time systems. *IEEE Transactions on Parallel and Distributed Systems*, PDS-15(9):849–864, September 2004.